

EAST - [1.wsp:1]

File View Edit Tools Window Help

Active

- L1: (0) er
- L2: (0) er
- L3: (82352)
- L4: (12) e
- L5: (7) 4

Failed

Search [X] Browse Queue Clear

DB: USPAT:US:PGPUB:EPO:JPO:DERWENT:IBM:DOB

Default operator: OR

4 and pulse

Plural Highlight all hit terms initially

BRD form IS&R form Image Text HTML

	U	I	Document ID	Issue Date	Pages	Title	Current OR	Current XRef	Ret
1	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 20020031012 A1	20020314	26	Method for manufacturing non-volatile memory cell	365/185.26		
2	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 20010015911 A1	20010823	26	Method for operating non-volatile memory cells	365/185.26		
3	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 6353556 B1	20020305	23	Method for operating non-volatile memory cells	365/185.26	365/185.29; 365/185.33	
4	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 6249459 B1	20010619	23	Circuit and method for equalizing erase rate of	365/185.26	365/185.22; 365/185.29	
5	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 6219281 B1	20010417	23	System and method for erasing non-volatile memory	365/185.29	365/185.19; 365/185.33	
6	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 6198662 B1	20010306	23	Circuit and method for pre-erasing/erasing flash	365/185.29	365/185.33; 365/218	
7	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 6166962 A	20001226	23	Circuit and method for conditioning flash memory	365/185.3	365/185.24; 365/185.29	

Hits Details HTML

Ready NUM

EAST - [-1.wsp:1]

File View Edit Tools Window Help

(154) ((negative adj charge adj

(9) ((negative adj charge adj

(84) ((negative adj charge adj

(0) ((negative adj charge adj

(0) ((negative adj charge adj

(0) ((negative adj charge adj

Search

Browse

Queue

View

DBs: USPAT; US-PGPUB; EPD; JPD; DERWENT; IBM_IDB

Default operator: OR

☐ Plurals
☒ Highlight all hit terms initially

adj control\$3

BRS form

ISR form

Image

Text

HTML

U

1

Document ID

Issue Date

Pages

Title

Current OR

Current XRef

Ret

1

☐

☐

US 6366519 B1

20020402

16

Regulated reference voltage circuit for flash memory

365/226

363/60

.

2

☐

☐

US 6353556 B1

20020305

23

Method for operating non-volatile memory cells

365/185.26

365/185.29; 365/185.33

3

☐

☐

US 6249459 B1

20010619

23

Circuit and method for equalizing erase rate of

365/185.26

365/185.22; 365/185.29

4

☐

☐

US 6023427 A

20000208

16

Voltage pump switch

365/185.33

365/189.02; 365/226;

5

☐

☐

US 5663907 A

19970902

24

Switch driver circuit for providing small sector sizes

365/185.18

365/185.27

6

☐

☐

US 5422590 A

19950606

12

High voltage negative charge pump with low voltage CMOS

327/537

327/536; 363/59;

7

☐

☐

US 5335200 A

19940802

11

High voltage negative charge pump with low voltage CMOS

365/218

327/536; 327/538;

8

☐

☐

US 5291446 A

19940301

14

VPP power supply having a regulator circuit for

365/189.09

327/540; 365/149;

9

☐

☐

US 5282170 A

19940125

19

Negative power supply

365/185.33

365/227

Hit

Details

HTML

Ready

NUM




FIG. 2

U.S. Patent

Feb. 8, 2000

Sheet 2 of 7

6,023,427

Rotate right





FIG. 3

U.S. Patent

Feb. 8, 2000

Sheet 3 of 7

6,023,427



UNCLASSIFIED

Patent Number: 3,282,170

45 Date of Payment Jan. 24, 1994

Primary Director—THEODORE W. FRANK
Associate Agent in Charge—DAVID C. CHASE

ABSTRACT

A negative power supply for generating and supplying a regulated negative potential to control gates of semiconductor memory cells was developed to an array of flash EPROMs. Memory cells during flash erasure include charge pumping means (11) formed of a plurality of charge pump stages (201-204) for generating a high negative voltage, and erasure means coupled to each stage of the charge pump stages for effectively erasing and threshold voltage steps in the charge pump means. A regulated means (16) responsive to the high negative voltage and a reference potential is provided for generating the regulated negative potential so that it is independent of an external supply potential (VCC).

ABSTRACT

A negative power supply for generating and supplying a regulated negative potential to control gates of semiconductor memory cells was developed to an array of flash EPROMs. Memory cells during flash erasure include charge pumping means (11) formed of a plurality of charge pump stages (201-204) for generating a high negative voltage, and erasure means coupled to each stage of the charge pump stages for effectively erasing and threshold voltage steps in the charge pump means. A regulated means (16) responsive to the high negative voltage and a reference potential is provided for generating the regulated negative potential so that it is independent of an external supply potential (VCC).

ABSTRACT

A negative power supply for generating and supplying a regulated negative potential to control gates of semiconductor memory cells was developed to an array of flash EPROMs. Memory cells during flash erasure include charge pumping means (11) formed of a plurality of charge pump stages (201-204) for generating a high negative voltage, and erasure means coupled to each stage of the charge pump stages for effectively erasing and threshold voltage steps in the charge pump means. A regulated means (16) responsive to the high negative voltage and a reference potential is provided for generating the regulated negative potential so that it is independent of an external supply potential (VCC).

ABSTRACT

A negative power supply for generating and supplying a regulated negative potential to control gates of semiconductor memory cells was developed to an array of flash EPROMs. Memory cells during flash erasure include charge pumping means (11) formed of a plurality of charge pump stages (201-204) for generating a high negative voltage, and erasure means coupled to each stage of the charge pump stages for effectively erasing and threshold voltage steps in the charge pump means. A regulated means (16) responsive to the high negative voltage and a reference potential is provided for generating the regulated negative potential so that it is independent of an external supply potential (VCC).

ABSTRACT

A negative power supply for generating and supplying a regulated negative potential to control gates of semiconductor memory cells was developed to an array of flash EPROMs. Memory cells during flash erasure include charge pumping means (11) formed of a plurality of charge pump stages (201-204) for generating a high negative voltage, and erasure means coupled to each stage of the charge pump stages for effectively erasing and threshold voltage steps in the charge pump means. A regulated means (16) responsive to the high negative voltage and a reference potential is provided for generating the regulated negative potential so that it is independent of an external supply potential (VCC).

ABSTRACT

A negative power supply for generating and supplying a regulated negative potential to control gates of semiconductor memory cells was developed to an array of flash EPROMs. Memory cells during flash erasure include charge pumping means (11) formed of a plurality of charge pump stages (201-204) for generating a high negative voltage, and erasure means coupled to each stage of the charge pump stages for effectively erasing and threshold voltage steps in the charge pump means. A regulated means (16) responsive to the high negative voltage and a reference potential is provided for generating the regulated negative potential so that it is independent of an external supply potential (VCC).

ABSTRACT

A negative power supply for generating and supplying a regulated negative potential to control gates of semiconductor memory cells was developed to an array of flash EPROMs. Memory cells during flash erasure include charge pumping means (11) formed of a plurality of charge pump stages (201-204) for generating a high negative voltage, and erasure means coupled to each stage of the charge pump stages for effectively erasing and threshold voltage steps in the charge pump means. A regulated means (16) responsive to the high negative voltage and a reference potential is provided for generating the regulated negative potential so that it is independent of an external supply potential (VCC).

ABSTRACT

A negative power supply for generating and supplying a regulated negative potential to control gates of semiconductor memory cells was developed to an array of flash EPROMs. Memory cells during flash erasure include charge pumping means (11) formed of a plurality of charge pump stages (201-204) for generating a high negative voltage, and erasure means coupled to each stage of the charge pump stages for effectively erasing and threshold voltage steps in the charge pump means. A regulated means (16) responsive to the high negative voltage and a reference potential is provided for generating the regulated negative potential so that it is independent of an external supply potential (VCC).

19 Claims, 3 Drawing Sheets

